ABSTRACT In this paper, a novel concurrent design of integrated PIN-diode based limiter and low noise amplifier (LNA) is presented for Ka-band MMICs fabricated using a combined PIN/0.15-µm-pHEMT technology. To improve the small-signal performance and the power-handling capability of the limiter-LNA, the improvement of the PIN-limiter circuit structure and the survivability of the LNA network are proposed. In addition, the total chip area is 2.5 mm × 1.2 mm with an equalizer integrated on chip behind the limiter-LNA to improve the bandwidth with a minimum impact on overall NF. The measurements show that the proposed limiter-LNA with only two-stage limiter structure tolerates up to 38 dBm continuous wave (CW) input power without failure, and the average gain and the noise figure for the limiter-LNA are 17 dB and 2.2 -2.6 dB, respectively, on the 30 -38 GHz frequency bandwidth.
I. INTRODUCTION
The advancement in wireless communication technology has urged the demand of millimeter-wave integrated circuits. Limiters are usually required in the front-end module to protect active devices in the low noise amplifiers from high RF input power levels, and it should have a minimum insertion loss so as to assure the receiver's sensitivity in the receiving period simultaneously [1] . Traditionally, LNAs and limiters are usually connected externally, which not only occupy a large area but also induce high insertion loss, especially in millimeter-waveband applications. Monolithic Microwave Integrated Circuits (MMICs) based on GaAs pHEMT technology can provide the possibility of limiter-LNA integration and achieve a better performance due to the elimination of external connections and wired interconnections [2] , in which Schottky diodes are commonly used for the limiter circuits due to an easy monolithic integration. It is reported a 34-36 GHz limiter with a power handling of 28.9 dBm CW power, which achieves an insertion loss of 4 dB [3] .
The associate editor coordinating the review of this manuscript and approving it for publication was Haiwen Liu. A 20.2-20.9 GHz narrowband limiter is also presented, which has a 3-dB 90 • hybrid coupler loaded by Schottky diodes for performance improvement but exhibits a high insertion loss of 5 dB [4] . Active limiters that utilize detectors and FET switches in feedback and feedforward structures are reported in [5] , where the existence of detectors and biasing circuits might complicate the limiter design and enlarge the chip size. Literature [6] shows an X -band 10W CW broadband balanced limiter-LNA MMIC, and [7] present the integrated limiter-LNAs for Ku-band and 2-18 GHz applications with a maximum bearable CW power of 24 dBm and 33 dBm, respectively. A Ka-band Schottky-diode based limiter-LNA with the average gain and NF of 21 dB and 2.3 dB is reported in [2] , which is capable of handling 2-W CW input power. [2] also reports a Ka-band 5-W transistor-based limiter-LNA which utilizes transistors in the limiter topology to increase the power handling of the circuit using the 0.1-µm pHEMT process. The main drawback of the Schottky-diode based limiter focus on the relatively low power-handling capability of the Schottky diodes. To overcome this problem, an effective technique would be the combination of PIN-diode and pHEMT technology in a common GaAs process [7] . It is VOLUME 7, 2019 This work is licensed under a Creative Commons Attribution 3.0 License. For more information, see http://creativecommons.org/licenses/by/3.0/ reported a Ku-band 20 W PIN-diode based limiter with an insertion loss of 1.3 dB [1] . An S-band PIN-diode limiter based on standard 0.25-µm BiCMOS technology is also proposed which can handle up to 58 dBm pulses with 10-µs length and has an insertion loss of 1.0 dB [8] . A 9-16 GHz PIN-diode based limiter-LNA with 30 dBm CW power handling capability is reported in [9] , where the limiter-LNA exhibits a 12 dB of gain and less than 2.2 dB of NF across the band. Recently, literature [10] presents an X -band balanced PIN-diode based limiter-LNA with a high power handling capability of 20W CW input power, and [11] also shows a 12-22 GHz 10W PIN-diode based limiter-LNA with a smallsignal gain of 26 dB. In this paper, we report a Ka-band integrated PIN-diode based limiter-LNA based on the combined PIN/0.15-µm-pHEMT technology. In order to realize both the low NF and the high power-handling capability of the limiter-LNA, the improvements of the PIN-diode limiter structure and the survivability of the LNA network are proposed. Additionally, an equalizer is integrated on chip behind the limiter-LNA to improve the bandwidth of the circuit with a minimum impact on overall NF. The rest of this paper is organized as follows. The improvements of the PIN-diode based limiter structure and the design of LNA & equalizer networks are investigated in Section II. The fabrication of the devices and circuits, the stability analysis and experimental results are demonstrated in Section III. A conclusion of this work is given in Section IV.
II. DESIGN OF THE KA-BAND LIMITER-LNA
A concurrent design of PIN-diode based limiter and LNA is critical for the performance improvement. In this paper, we propose one matching network instead of 50 -matching networks between the limiter and the LNA, which aims to achieve an extra loss reduction by merging two matching networks into one. The proposed Ka-band limiter-LNA MMIC is composed of four portions including (1) the π -match LC network, (2) the improved PIN-diode based limiter, (3) the robust common source (CS) LNA network and (4) the equalizer network, as shown in Fig. 1 . The improvements of the Ka-band PIN-diode limiter structure and the survivability of the LNA network and the LNA & equalizer networks are investigated in the following.
A. DESIGN OF THE PIN-DIODE BASED LIMITER
PIN diode limiters exhibit relatively high power-handling capability compared with Schottky-diode counterparts. A commonly used limiter MMIC topology consists of several PIN-diode chains in antiparallel shunt configuration, the number of diodes at the input chains is N times of that at the output chains which usually use the one-PIN-diode chain [8] , as shown in Fig.2 (a) . It has to be mentioned that λ/4 transmission lines are widely used in most PIN limiters. However, they are not for MMIC applications due to the chip size limit. In our design, the transmission line is adjusted to be about 32 • for a tradeoff between the chip size and the power handling capability. Under the condition of high-power, PIN diodes are turned on in sequence from the output chains to the input chains. As a result, a significant fraction of the input power is reflected back to the source. In addition, these PIN-diodes also absorb part of the input power, therefore reduces the output power of the limiter. Under the condition of small-signal, the off-state diodes load the RF path by their parasitics, thus, the limiter should be designed for a minimum insertion loss so as not to degrade the overall NF of the circuit. Conventionally, a number of diodes are placed in seriesconnection to reduce the capacitance [12] , where more diodes are used at the input than those at the output in order to reduce the capacitance at the cost of increased output power. In this paper, two-stage PIN-limiter topology is proposed as shown in Fig. 2(b) . Different from conventional ones in Fig. 2(a) , we remove one-PIN-diode chain adjacent to the LNA to achieve a lower insert loss and a smaller chip area. In order to deal with the high input power from the limiter to the LNA network, a resistance R FB is employed as a negative feedback in the gate-bias circuit of the first stage of LNA, which can reduce the gate voltage of the transistor M 1 as shown in Fig.1 . Fabrications of the limiter-LNA MMIC by using either the PIN-diode topology in Fig.2 The requirements of the PIN devices are discussed in the following. Under the condition of high-power, the junction capacitance of PIN diode is essentially shorted out and the equivalent circuit of the diode is depicted in Fig. 3 (a) . The conducting resistance R F is as low as one or two ohms due to an increase of the density of charge carriers in the I region of the diode. The turned-on PIN diodes can reflect a significant fraction of the incident power back to the source. However, the resistor R F and the rectifying action of the ideal diodes also lead to a large current through the diodes. Based on the maximum input power P MAX from a source with a characteristic impedance of Z 0 that the limiter has to be able to withstand, the maximum peak current I P is derived as [8] 
Assuming the diodes is an ideal short circuit and Z 0 = 50 , an upper bound of the maximum peak current I P through the diodes can be approximated as
Under the CW power of 5W, the diodes must be able to draw a peak current of 0.89 A without failing. Therefore, PIN diodes with diameters of 100-µm are adopted in the first stage to handle at least 37 dBm of input power. Additionally, the second stage uses the medium-size PIN diode D 2 with the diameter of 50-µm. The leakage power of the second limiter stage is approximate 22 dBm at 35 GHz, which is obtained through the measurements of the individually manufactured limiter with the same structure. At the small-signal level, the equivalent circuit of the PIN diode can be approximated configured by C R in series with R S , as shown in Fig.3 (b) . The major source of insertion loss in a limiter circuit is the off-state capacitance of the PIN diodes. The parasitic capacitance C R can be involved in the matching network of limiter-LNA to mitigate the loss.
B. DESIGN OF THE LNA & EQUALIZER NETWORKS
Survivability, NF, bandwidth, gain and gain-flatness are the most important characteristics to be considered in the design of limiter-LNAs. In order to achieve a total gain of higher than 16 dB, a three-stage CS LNA topology with inductive degeneration is introduced in this design. For GaAs-based LNA, the maximum of RF CW power it can withstand is typically 18 -20 dBm. Among all the factors causing stress to the device, such as the total dissipated power, the dc forward gate current, the gate and drain breakdown, it is demonstrated that the dc forward gate current is the most severe threat to device lifetime [13] . When the excess forward gate current flows to the gate to source junction, the pHEMT device is damaged in the Schottky contact region [14] . It has been reported that large size transistors and the topology of stacked transistors have been employed in the first stage of LNAs to realize a high survivability [14] , [15] . However, these approaches inevitably introduce more noise, especially for LNAs operating in millimeter-waveband. Besides, these approaches also result in an increase of power consumption. In this limiter-LNA, a series resistance R FB is employed in the gate-bias circuit to improve the ruggedness of LNA network, as shown in Fig. 4 . It makes the LNA network to withstand the leakage power of ∼22 dBm from the last stage of limiter. Under the condition of high-power, as the input power of the LNA increases up to a certain point, a dc gate current caused by turn-on of the gate diode will be drawn from the gate bias supply [13] . The series resistance R FB (see Fig. 4 ) is employed as a negative feedback, which aims to reduce the gate bias voltage (V g ) by a voltage drop of R FB × I g , where I g is the forward gate current. Simulation in Fig. 5(a) shows that an increased R FB leads to a decrease in the slope of I g . Therefore, this feedback in turn reduces the positive peak voltage to values below threshold. It has to be mentioned that for the ∼22 dBm leakage power from the PIN limiter, the gate voltage decrease little as R FB increases (when R FB > 1 k from simulations). Additionally, NFs of the VOLUME 7, 2019 circuits with different R FB are simulated at the schematic level, because R FB is located in the gate bias circuit of the first stage of the LNA network. The simulation result in Fig.5(b) indicates that NF decreases from 2.7 dB to 2.4 dB when R FB changes from 300 to 3 k , where it decreases very little when R FB changes from 1 k to 3 k . Therefore, it is hoped to set R FB to be more than 1 k in the design.
To improve the overall NF, several methods have been applied to the LNA network. Firstly, the gate-width of the first-stage transistor M 1 and the source degeneration inductance L S1 are optimized to 4 × 38 µm and 76 pH, respectively, to improve both the noise performance and the input matching. The leakage power of the limiter cannot cause stress to the first-stage transistor with such a small size due to the improved survivability of the LNA network. This technique makes it possible to optimize the gate-width of the firststage transistor to improve the noise performance. The gate voltages of M 2 -M 3 are set to be −0.4 V, while that of M 1 is modified from −0.4 V to −0.35 V to increase the gain of this stage and reduce the noise contribution of subsequent stages in overall NF [16] . For multi-stage amplifiers, shunt feedback is usually adopted to enhance the bandwidth and the gain flatness by decreasing low-frequency gain response [17] - [20] . Unlike the commonly used method, in our design, an equalizer is integrated behind the LNA network to improve the gain flatness and the bandwidth of the limiter-LNA with the advantage of adding rarely noise to the total circuit, as illustrated in Fig. 1 enclosed by dash line.
The gate breakdown of M 1 should be considered due to the large negative peak voltage caused by the resistance R FB . It is known that the gate-source diode of M 1 is considered as a conventional Schottky-diode [21] . And the gate voltage of M 1 was estimated to be a safe value through both the simulations and the measurements. Table 1 shows the measured bias voltage (V gs ) of M 1 , where V gs is about −3.7 V when R FB is 1 k for 38 dBm-input-power at 35 GHz. It also indicates that V gs decreases little while the R FB alters rapidly from 1 k to 6 k . As indicated by Table 1 , the whole gate-voltage swing is almost kept at negative values for R FB of 6 k , hence, the maximum negative voltage swing at the gate does not exceed about −8 V (instantaneous value). And the dc measurement of the gate-current as a function of gatesource voltage shows that the dc gate breakdown occurs at V GS = −11 V (gate-current is 1mA/mm). Therefore, the maximum negative voltage swing at the gate cannot cause stress to the device. Besides, R FB and the gate capacitor C gs of M 1 compose an R-C time constant, thus, the value of R FB is set to be 1 k to obtain a short recovery time with decreased I g .
III. CIRCUIT FABRICATION AND EXPERIMENT RESULTS

A. FABRICATION OF DEVICE AND CIRCUIT
The fabrication for the PIN/pHEMT devices is performed using a selective epitaxial growth technique on 4-inch GaAs substrates. The epitaxial structure for PIN diode is first grown and followed by process definition of the PIN diode and pHEMT active regions. A second epitaxial growth of pHEMT material is done and the complete PIN/pHEMT process follows using the merged process which consists of the 0.15-µm pHEMT process, the base mesa and the ohmiccontact steps necessary to create the limiters. For PIN-diodes, both the insertion loss and the maximum working frequency are a function of the parasitic capacitance that is proportional to the diode area. Meanwhile, it has been reported that the power-handling capability of a GaAs PIN-diode is proportional to its perimeter [12] . In order to reduce the insertion loss and increase the bandwidth of the limiter, we adopt an oval-shape diode geometry for the larger sized PIN diode, which can reduce the diode area of more than 50% compared with the round diode of equivalent perimeter [22] .The integrated two-stage PIN-diode based limiter, three-stage LNA and an equalizer is designed and implemented by using the combined PIN/0.15-µm-pHEMT technology. Fig. 6 shows the die photograph of the fabricated limiter-LNA with chip area of 2. targeted to get optimized overall circuit performance and the final design parameters are listed in Table 2 .
B. STABILITY ANALYSIS
To enhance the circuit stability, several methods are adopted. The source degeneration inductors L S1 ∼ L S3 are employed into each stage to further enhance the stability [23] , as illustrated in Fig. 1 . Additionally, the equalizer which is employed behind the LNA can significantly enhance the circuit stability, as illustrated in Fig. 1 enclosed by dash line. Moreover, resistors R B1 ∼ R B3 are introduced into the drain bias circuits of each stage to reduce the Q factor of the matching circuit, avoiding unwanted resonances caused by the microstrip lines, parasitic inductance of the VIA holes and the MIM capacitor. And the circuit stability is also improved by the resistors R 1 ∼ R 3 and R FB which are added in the gate bias circuits of the LNA. Meanwhile, the simulation results indicate that both the coefficients k and µ are larger than 1 from dc to the cut-off frequency, which proves that unconditional stability is achieved both within and outside the bandwidth.
C. EXPERIMENT RESULTS
The on-wafer S-parameters and noise performance was measured with a KEYSIGHT N5245A PNA-X at room temperature. The LNA is biased at V G1 = −0.35 V, V G2 = −0.4 V and V D1 = V D2 = 2 V. The whole chip draws 38 mA from the power supply, resulting in a power consumption of 76 mW. The measured and simulated S-parameters of the limiter-LNA are shown in Fig. 7 , while NF results are shown in Fig. 8 . Over the 30-38 GHz band, the measured average small-signal gain is 17 dB with gain flatness of ± 0.6 dB. And the input and output return losses better than −8 dB and −10 dB, respectively. The Rollet stability factor calculated from the measured-parameters shows that the limiter-LNA is unconditionally stable both within and outside the bandwidth. The measured NF ranges from 2.2 dB to 2.6 dB across the bandwidth. To characterize the power-handling capability of the limiter-LNA, the die was attached using gold-tin (AuSn) solder on a Copper-Molly carrier plate for maximum heat conduction. The plate is inserted into a copper carrier with high-frequency SMA connectors. The signal and bias bond pads were bonded to printed circuit board traces using 25-µm diameter gold bond wires. The insert loss introduced by each high-frequency SMA connector is 0.6 dB in the input and output RF path, which is considered and extracted in the final power-handing results of the limiter-LNA. In order to measure the survivability of the circuit, a power amplifier was used before the limiter-LNA under test and a −10 dB coupler is adopted behind the power amplifier to ensure accurate input-power to the limiter-LNA. The output-power of the limiter-LNA is measured by an Agilent N1912A power meter. The input power was increased from low powers (−30 dBm) to high powers, the S-parameters and NF are measured before and after 30-minutes exposure. The limiter-LNA is able to handle at least 38 dBm of CW input power at 35 GHz without failing. The input power versus output power data is shown in Fig.9 . The performance comparison between this limiter-LNA and similar works is summarized in Table 3 . Compared with reported Ka-band limiter/LNAs this limiter-LNA demonstrates excellent performance including lower NF, higher tolerable power, comparable gain and smaller chip area. Moreover, the power-handling capability of the limiter-LNA can be further improved by using larger size PIN-diodes in the first stage of the limiter and the design techniques proposed in this paper can be further applied in the limiter-LNA circuits.
IV. CONCLUSION
Design procedures for codesign of integrated PIN-diode based limiter-LNAs are presented in a PIN/0.15-µm pHEMT technology. The improvements of the PIN-diode limiter structure and the survivability of the LNA network are proposed to realize both the low NF and the high power-handling capability of the circuit. The measurement results show that the limiter-LNA tolerates the CW input power of 38 dBm with only two PIN limiter stages. The overall NF of the limiter-LNA is <2.6 dB over the 30 GHz -38 GHz bandwidth, while the average small-signal gain is 17 dB. This proposed PIN-diode based limiter-LNA can be further applied to millimeter-wave frond-end systems due to its excellent performance.
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